EC25 Series Oscillator

Quartz Crystal Clock Oscillators XO (SPXO) HCMOS/TTL (CMOS) 5.0Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

Datasheet Navigation

Electrical Specifications Dimensions and Marking Environmental / Mechanical Tape & Reel Test Circuit Solder Pad Layout Solder Reflow Show All

Resources

Series FAQs Qualification Report IBIS Model Thermal Resistance FAQs REACH Resources RoHS Resources

Revision O 10/14/2011

Electrical Specifications

Nominal Frequency	1.544MHz to 100.000MHz Some frequencies within this range may not be available.
Frequency Tolerance/Stability	(Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C, Shock, and Vibration) ±100ppm Maximum ±50ppm Maximum ±25ppm Maximum ±20ppm Maximum
Operating Temperature Range	-10°C to +70°C -40°C to +85°C
Supply Voltage (V_DD)	5.0V_DC ±10%
Input Current	Measured with No Load 10mA Maximum from 1.544MHz to 32.000MHz 30mA Maximum from 32.000001MHz to 50.000MHz 50mA Maximum from 50.000001MHz to 70.000MHz 60mA Maximum from 70.000001MHz to 100.000MHz
Output Voltage Logic High (V_OH)	2.4V_DC Minimum with (LS)TTL Load V_DD-0.5V_DC Minimum with CMOS Load Output Current (I_OH) Low Drive Option: -4mA from 1.544MHz to 35MHz; -16mA above 35MHz Output Current (I_OH) High Drive Option: -16mA (1.544MHz to 70MHz)
Output Voltage Logic Low (V_OL)	0.4V_DC Maximum with (LS)TTL Load 0.5V_DC Maximum with CMOS Load Output Current (I_OL) Low Drive Option: +4mA from 1.544MHz to 35MHz; +16mA above 35MHz Output Current (I_OL) High Drive Option: +16mA (1.544MHz to 70MHz)
Duty Cycle	50 ±10(%) Measured at 1.4V_DC with (LS)TTL Load or at 50% of waveform with CMOS Load from 1.544MHz to 70MHz 50 ±10(%) Measured at 50% of waveform above 70MHz with (LS)TTL Load or CMOS Load 50 ±5(%) Measured at 50% of waveform with (LS)TTL Load or CMOS Load from 1.544MHz to 80MHz 50 ±5(%) Measured at 50% of waveform with CMOS Load above 80MHz
Rise Time/Fall Time	Measured over 0.4V_DC to 2.4V_DC with (LS)TTL load or from 10% to 90% of waveform with CMOS Load (Low Drive Option) 10nSec Maximum (1.544MHz to 70MHz) (Low Drive Option) 5nSec Maximum (above 70MHz) (High Drive Option) 5nSec Maximum (1.544MHz to 70MHz)
Load Drive Capability	(Low Drive Option) 10LSTTL or 30pF CMOS Load Maximum from 1.544MHz to 70MHz (Low Drive Option) 10LSTTL or 15pF CMOS Load Maximum above 70MHz (High Drive Option) 10TTL or 50pF CMOS Load Maximum, 1.544MHz to 70MHz
Storage Temperature	-55°C to +125°C
Output Control Function	Tri-State Enable High
Tri-State Input Voltage	V_IH of 2.0V_DC Minimum or No Connection to enable output. V_IL of 0.8V_DC Maximum to disable output (High Impedance)
RMS Phase Jitter	1pSec Maximum (12kHz to 20MHz offset frequency)
Start Up Time	10mSec Maximum